

Synchronizations of Four van der Pol Oscillators with Linear Memristor Coupling as Ring Structure

Keizo Kubota, Taishi Segawa, Yoko Uwate and Yoshifumi Nishio

Department of Electrical and Electronic Engineering, Tokushima University
2-1 Minami-Josanjima, Tokushima 770-8506, Japan
E-mail: {kubota, segawa, uwate, nishio}@ee.tokushima-u.ac.jp

Abstract

In this study, we have proposed four van der Pol oscillators coupled in a ring structure using linear memristors. It was found that this network exhibits various stable states depending on the initial values of the oscillators and the memristor parameters, and that the synchronous state and spatiotemporal patterns change due to the linear memristors. These results suggest the potential for using memristors in the physical implementation of brain-inspired networks that mimic the mechanisms of the human brain, such as physical reservoir computing and brain-inspired computing.

1. Introduction

In recent years, research on “physical reservoir computing” and “brain-inspired computing,” which implement neural networks as physical circuits, has garnered significant attention [1]. Among these approaches, utilizing the synchronization phenomena of nonlinear oscillators for information processing is particularly promising as it employs different calculation methods from digital computation. Specifically, the generation of diverse spatiotemporal patterns based on differences in coupling states and initial values of oscillators provides the advantage of naturally forming high-dimensional state spaces.

A memristor is a passive device whose resistance changes based on the history of charge flow or magnetic flux through the element [2]. Using it as a coupling element can impart plasticity and learning behavior to an oscillator network. The memristor also possesses a characteristic called bidirectionality, where the memristor i - v characteristics depend on the direction of the current flow. This is a property similar to the functioning of synapses in the human brain [3]. Therefore, it is highly useful for the physical implementation of nonlinear networks with dynamically changing connection strengths, particularly neural networks.

The van der Pol oscillator is a representative nonlinear oscillator that combines nonlinearity and self-excitation characteristics. It is known to exhibit various synchronization phe-

nomena in coupled systems, such as perfect synchronization, phase-shifted synchronization, and asynchronous states. In physical implementations that utilize the internal state of circuits as computational resources, such as brain-inspired computing, a crossbar array structure with oscillators as nodes is employed. A crossbar array structure is a grid-like circuit structure where row and column wiring are orthogonal, with circuit elements placed at their intersections. Not only can it densely integrate connection weights, but it can also be utilized for in-memory computation [4].

In the future, combining the memristor into a crossbar array structure enable the large-scale, integrated implementation of oscillator networks using the memristor [5]. Therefore, this research is positioned as an analysis of the operation of the smallest unit of a crossbar array structure using the memristor.

In previous study, we have proposed three coupled van der Pol oscillators by a linear memristors. The linear memristor means that the memductance increases monotonically in proportion to the magnetic flux. We investigate synchronization states changing the linear memristor parameter ζ . Memductance is proportional to the magnetic flux, and ζ is the normalized proportionality constant. In the results, by changing ζ , we have obtained three synchronization states: in-phase and anti-phase synchronization state, almost in-phase synchronization state, and three-phase synchronization state. From the above, compared to conventional circuits, the memristor can expand the diversity of synchronous patterns.

In this research, we focus on a minimal network configuration consisting of four van der Pol oscillators coupled in a ring structure using linear memristors. It investigates the effects of initial values and the memristor parameters on the formation of synchronized states.

2. Proposed Model

Figure 1 shows the four van der Pol oscillators coupled in a ring structure using linear memristors. This ring circuit constitutes the smallest unit of a crossbar array structure for an oscillator network using memristors.

3. Simulation results

We investigate how the initial values of the oscillators $x_1 \sim x_4$ and the memristor parameter ζ affect the steady state and the selection of spatiotemporal patterns in the proposed circuit. The current through the memristor between oscillators p and q is i_{pq} , and the voltage is v_{pq} . The i - v characteristic of the memristor between oscillators p and q is i_{pq} - v_{pq} .

3.1 Diverse synchronization patterns

As $y_1 = y_2 = y_3 = y_4 = 1$, $\varepsilon = 0.1$ and $\zeta = 0.1$, we observed the time-series waveform and the memristor i - v characteristics when $x_1 \sim x_4$ is changed. Figure 3 shows representative examples of diverse synchronization patterns.




Figure 3: Time-series of x_1 (blue), x_2 (red), x_3 (green) and x_4 (yellow), and memristor i - v characteristics of i_{12} - v_{12} (purple), i_{23} - v_{23} (orange), i_{34} - v_{34} (brown) and i_{41} - v_{41} (cyan).

According to Fig. 3(a), $x_1 \sim x_4$ have the same initial values. The time-series waveforms completely overlapped and there is no change in the memristor's current and voltage. This is called four-variable full-amplitude synchronization. As no current flows between the oscillators, the memristor i - v characteristics do not appear. According to Fig. 3(b), we only change the initial value of x_4 . x_4 is not amplitude-synchronised with the other variables. This is called three-variable amplitude synchronization. As shown in Fig. 1, oscillator 4 is coupled to oscillators 1 and 3. The voltage difference between oscillators coupled to oscillator 4 becomes large, resulting in a large i - v characteristics of i_{34} - v_{34} (brown) and i_{41} - v_{41} (cyan).

According to Fig. 3(c), initial values of x_1 and x_2 are same, and x_3 and x_4 have reversed initial values. Under these settings, we can observe an interesting phenomenon: oscillators with reversed initial values synchronise, while the others remain asynchronous. This is called two-variable amplitude synchronization. According to Fig. 3(d), x_1 and x_2 have reversed initial values, while x_3 and x_4 have different type of initial values. Under these settings, the amplitudes become asynchronous. This is called amplitude asynchronism. Furthermore, due to the asymmetric periodic waveform, the memristor i - v characteristics also became asymmetric.

3.2 Focusing on the memristor i - v characteristics

We focus on how the characteristics of each linear memristors changed when the memristor parameter is altered. We observe the memristor i - v characteristics when increasing ζ from 0.10 until results diverge. Figure 4 shows the results for the memristor i - v characteristics for each ζ . According to Fig. 4(a), the i - v characteristics are observed when varying ζ in three-variable amplitude synchronization. At $\zeta = 0.10$, the i - v characteristics of i_{34} - v_{34} (brown) and i_{41} - v_{41} (cyan) exhibit significant behaviour. At $\zeta = 0.30$, each memristor operates independently. Increasing ζ further, at $\zeta = 0.70$, the memristors operating at φ_{12} and φ_{23} exhibit identical characteristics, as do those operating at φ_{34} and φ_{41} . When ζ is higher than 0.70, the current diverges, and i - v characteristics are not output. According to Fig. 4(b), the i - v characteristics are observed when varying ζ in two-variable amplitude synchronization. At $\zeta = 0.10$, each memristor operates independently. Increasing ζ further, at $\zeta = 0.35$, the memristors operating at φ_{41} and φ_{12} exhibit identical characteristics, as do those operating at φ_{23} and φ_{34} . When ζ is higher than 0.35, the current diverges, and i - v characteristics are not output. According to Fig. 4(c), the i - v characteristics are observed when varying ζ in amplitude asynchronism. The memristors operating at φ_{12} and φ_{34} exhibit identical characteristics, as do those operating at φ_{41} and φ_{23} . An interesting phenomenon is observed in which non-adjacent memristors exhibit identical characteristics. When ζ is higher than 0.25, the current diverges, and i - v characteristics are not output.




Figure 4: The memristor i - v characteristics for each memristor parameter, i_{12} - v_{12} (purple), i_{23} - v_{23} (orange), i_{34} - v_{34} (brown) and i_{41} - v_{41} (cyan). (a) $x_1 = x_2 = x_3 = 2$, $x_4 = 1$, $\varepsilon = 0.1$, (b) $x_1 = x_2 = 2$, $x_3 = -1$, $x_4 = 1$, $\varepsilon = 0.1$, (c) $x_1 = 2$, $x_2 = -2$, $x_3 = -1$, $x_4 = 1$, $\varepsilon = 0.1$.

From the above, the manner of change differs for each memristor, and the synchronisation pattern changes due to ζ . In other words, the memristors can be understood as learning the relationship between the initial values and thereby altering their own characteristics and the synchronisation patterns.

4. Conclusions

In this study, we proposed a circuit that connects four van der Pol oscillators, the smallest building blocks of a crossbar array, in a ring structure using linear memristors. By modifying the initial values of the oscillators, $x_1 \sim x_4$ and the memristor parameter ζ , we observed diverse synchronization patterns and the memristor i - v characteristics.

As a result, proposed circuit exhibit multiple stable states depending on the combination of initial values. This outcome cannot be achieved in conventional circuits without memristors, indicating that memristors expand the diversity of synchronous patterns within the circuit. Additionally, we focused on how the characteristics of each linear memristor change when its parameters are altered. We found that the memristor's parameters modify the temporal evolution of the memristors state, thereby controlling the final synchronized state and spatiotemporal patterns.

For the future works, we aim to conduct research that systematically explores the potential applications of linear memristors in brain-inspired computing.

Acknowledgment

This work was partly supported by JSPS KAKENHI Grant Number JP25K07746.

References

- [1] M. Zolfagharinejad, U. Alegre-Ibarra, T. Chen, S. Kinge and W. G. van der Wiel, "Brain-inspired computing systems: a systematic literature review," *Eur. Phys. J. B*, vol. 97, art. no. 70, 2024.
- [2] L. O. Chua, "Memristor-The Missing Circuit Element", *IEEE Trans. Circuit Theory*, vol. CT-18, no. 5, pp. 507-519, 1971.
- [3] Z. Xia, X. Sun, Z. Wang, J. Meng, B. Jin and T. Wang, "Low-Power Memristor for Neuromorphic Computing: From Materials to Applications," *Nano-Micro Letters*, vol. 17, art. no. 217, 2025.
- [4] X. Liu and Z. Zeng, "Memristor crossbar architectures for implementing deep neural networks," *Complex Intelligent Systems*, vol. 8, pp. 787-802, 2022.
- [5] O. Susladkar, G. Deshmukh, S. Nag, A. Mantravadi, D. Makwana, S. Ravichandran, S. C. R. Teja, G. H. Chavhan, C. K. Mohan and S. Mittal, "ClarifyNet: A high-pass and low-pass filtering based CNN for single image dehazing," *J. Syst. Archit.*, vol. 132, art. no. 102736, 2022.